the code of version 5004 is more credible ,POST card self-test is more detailed

User's guide of four-bit code POST card

This User's guide is fit for the common computer post card (the PI0050) and the note book computer post card (M04).

• Not only diagnose the trouble of main board but also the trouble of the POST card, keep users from misunderstanding .

• More compatible with main board PIV, end the history that the POST card is unable to work as the main board update constantly.

• You can consult the code that has run; Press the switch once and the code pauses

• It do no harms to device while insert the card wrongly with a speaker on the card to remind you there is an error, SMD device that protect your hands.

• Test the speed of PCI and ISA bus of the computer, you will get the result as soon as you test it. It can help you not suffer losses when you buy the computer, and also help you sell the computer that has a fast bus speed at good price.

Catalogue

| I、Front View | 2 |
|--|----|
| II , Implication of word/number of four-bit code POST card | 3 |
| III、Flow chart | 4 |
| IV $\$ Distinguish true and false | 7 |
| V 、OBLIGATORY CONTENT | 7 |
| VI、 Description of LED displays | 8 |
| VII、Error code table | 8 |
| VII. Description of beep code | 30 |
| IX, Frequently-asked questions | 34 |





| word/NUM | Description |
|----------|---|
| 0 | Start automatic diagnosis after it displayed for about half a second |
| 1 | The first function symbol of main menu ,then enter code consulting function after it |
| | displayed for about half a second |
| 2 | The second function symbol of main menu , then display the reference speed of bus |
| | after it displayed for about half a second |
| 3 | The third function symbol of main menu ,display the versionnumber"5002" after it |
| | displayed for about half a second |
| 4 | The fourth function symbol of main menu, start to test the card and display from |
| | "0000", "1111" to "FFFF" after it displayed for about half a second |
| 5 | The 5th function prompt ,start self-test after the prompt displayed for about half |
| | second. As long as each of 4 bits can display symbols, no matter what it displays, |
| | the POST process passed. Because of the POST content has been enhanced a lot, |
| | plenty of symbols are especial . you can pay no attention to it. |
| — Р С I | It indicates that the slot you insert the card is PCI slot, and wait for you to consult |
| | the next code by pressing function switch. |
| −I S A | It indicates that the slot that you insert the card is ISA slot. And wait for you to |
| | consult the next code by pressing function switch. |
| P | Waiting for you to consult the next code by pressing the function switch. After it |
| | displayed for half a second, the code will be displayed, and the first two bits |
| | indicates the hexadecimal error code .The last two bits indicates the ordinal number |
| | of the code. |
| P | Waiting for you to consult the preceding code by pressing the function switch. After |
| | it displayed for half a second, the code will be displayed, and the first two bits |
| | indicates the hexadecimal error code, the last two bits indicates the ordinal number |
| | of the code. |
| -End | The last code(ordinal number limit: 0-47) forward consulting is displayed; press |
| | and hold the function switch for some 0.8 second, then enter the backward |
| | consulting mode and display "P", after half a second, the code is displayed, the |
| | first two-bit code indicates the 47th POST code, the last two-bit code(47) indicates |
| | the ordinal number of the code; if press and hold the function switch for about 0.8 |
| | second twice, it will exit the code consulting and enter the second function of main |
| | menu, at the same time displayed "2", then display the reference speed of |
| | PCI/ISA bus in decimal in half a second. |
| End— | The first code (ordinal number limit : 0-47) backward consulting is displayed; Press |
| | and hold the function switch for 0.8 second, then enter the forward consulting mode |
| | and display"P", after half a second, the code is displayed, the first two-bit code |
| | indicates the zero code; the last two-bit code (00) indicates the ordinal number of |
| | the code. If press and hold the function switch for about 0.8 second twice, it will |
| | exit the code consulting and enter the second function of main menu, at the same |
| | time displayed"2 ", then display the reference speed of PCI/ISA bus in decimal |
| | in half a second. |

II $\$ Implication of word/number of four-bit code post card

III. Flow chart



Illustration of four-bit code POST card (5004 version)





code analysis clew

The codes that can be consulted are last 0 to 47 codes that take relative longer time in the POST process, not all the code need to be consulted.(some main board output millions of codes or the same code appears many times), If the same code take different time to run in different running courses on the same main board, the POST card not always use it as code that can be consulted. The main board is of the good stability If the 47 codes that consulted in different running courses on the same main board are the same, and the last 47th code has passed the POST, but this situation is rare.

 \mathbb{IV} , Distinguish true and false

Pi0050is more suitable than Pi0049for slap-up main board ,such as pill, PIV and so on. So you can distinguish them by their characteristics ,and also you can dial this number 086 139 2517 4332 or write to me by E-mail:p678@163.net to get lastest distinguishing message.

There are typefaces like "China Copyright 01224987.4" on the edge of PCB;
There are typefaces like "China Copyright 513427" on PI0049, pi0050;
On the back of the card ,there is a telephone number written like "086

139 2517 4332;

FLASE ·

Known characteristic of spurious cards:

- ●"中国专有号: 01223987.3"
- ●"专有技术: 01224988.3"
- ●"专利号: 02125087.5"(It is the patent of biology organic compound)
- •Be careful .The spurious cards always use badly or unsuitable materials,

it hasn't been tested by the professional equipment ,and has no simulation technique.

• At the same time ,there may be a few low card appears to used as PI0050 card.

V OBLIGATORY CONTENT

- 1. The error code table is in the order of the code value that from small to big. The sequence that the code displays is decided by BIOS of the motherboard;
- 2. Four-bit code can be divided to two two-bit codes .The one is made of the thousands digit and the hundreds digit ;The other is made of the tens digit and units digit .According to the two two-bit codes, Not only you can know the posting for computer can not pass the units that the thousands digit and the hundreds digit point out, but also you can know that the post for computer can pass the units at last that the tens digit and the units digit point out;
- 3. Code haven't be defined is not included in the table;
- 4. For the different BIOS (such as AMI, Award, Phoenix), a Code has different meanings. So make sure that which kind of BIOS you are testing. Or view the user's guide, or See it on the BIOS IC on the motherboard;
- 5. There is only some code displayed when you insert the card into the PCI slot on a few motherboards, but when it plugged into the ISA slot, all the code could be displayed. At present, it has be discovered that the code is displayed when you insert the card into the PCI slot of several computers which has registered trade mark, but not ISA. So You'd better try it on the other slot if the code is not displayed. In addition, on the different PCI slots of a board, some could display the code, for example, the code is displayed and goes from "00" to "FF" when you insert the card into the PCI slot, which is near to the CPU on motherboard DELL810, but if in the other slot , the code would stopped at the port "38";
- 6. The time that reset message output needed is not always in-phase, so sometimes the code is displayed when the card in the ISA, but it is stopped at the origination code when in the PCI.;
- 7. As there are more and more kinds motherboard, and the code of BIOS POST is updated ceaselessly, so the meanings of error codes is just for reference;

$V\!I$ 、 Description of LED displays

| LED | Туре | Description | |
|-------|------------------------|--------------------------------------|--|
| CLK | Bus clock | Lights when the power is applied | |
| | | to the empty board (even without | |
| | | CPU) , or else there is no | |
| | | message. | |
| BIOS | Base input/output read | LED that turn on and off when | |
| | | the board is powered on, as CPU | |
| | | is reading to BIOS. | |
| IRDY | Manager is ready | LED that turn on and off when | |
| | | there is a message. | |
| OSC | Oscillation | Lights when the board is powered | |
| | | on, or else the crystal oscillation | |
| | | circuit is broken, and has no OSC | |
| | | message. | |
| FRAME | Frame periods | Lights all the time. Turn on and | |
| | | off only when there is a circular | |
| | | frame message. | |
| RST | Reset | Lights only for half-second when | |
| | | you slide the power switch or the | |
| | | reset switch. If it is lit all the | |
| | | time, check the following: make | |
| | | sure that the reset pin is plugged | |
| | | properly, or the reset circuit is | |
| | | broken. | |
| 12V | Power | Lights once the board is powered | |
| | | on, if it is not lit, that means the | |
| | | short circuit occurs on | |
| | | motherboard, or voltage can't | |
| 1017 | D | up to 12V. | |
| -12V | Power | The same as"12V" | |
| 5V | Power | The same as "12V" | |
| -5V | Power | The same as "12V" (-5V is output | |
| | | only in ISA slot. | |

VII、Error code table

| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
|------|-------|-----|----------------------|
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |

| 00 | | Code copying to | |
|------|------------------------------------|--------------------------|----------------------------|
| | | specific areas is done. | |
| | | Passing control to INT | |
| | | 19h boot loader next. | |
| 01 | Processor Test 1, Processor | | CPU is testing the |
| | status (1FLAGS) verification. | | register inside or failed, |
| | Test the following processor | | please change the CPU |
| | status flags: carry, zero, sign, | | and check it. |
| | overflow. | | |
| | The BIOS sets each flag, | | |
| | verifies they are set, then turns | | |
| | each flag off and verifies it is | | |
| | off. | | |
| 02 | Test All CPU Registers Except | | Verify Real Mode |
| | SS, SP, and BP with Data FF | | |
| | and 00 | | |
| 03 | Disable NMI, PIE, AIE, UEI, | The NMI is disabled. | Disable Not masked |
| | SQWV. | Next, checking for a | Interrupt (NMI) |
| | Disable video, parity checking, | soft reset or a power on | |
| | DMA. | condition | |
| | Reset math coprocessor. | | |
| | | - | |
| | Clear all page registers, CMOS | | |
| | shutdown byte. | | |
| | Initialize timer 0, 1, and2, | | |
| | including set EISA timer to a | | |
| | known state. | - | |
| | Initialize DMA controllers 0 and | | |
| | | | |
| | Initialize interrupt controllers 0 | | |
| | | | |
| | Initialize EISA extended | | |
| 04 | PAM must be periodically | | Cot CDU type |
| 04 | rafrashad to keep the memory | | Get CPU type |
| | from decaying This refresh | | |
| | function is working properly | | |
| 05 | Keyboard Controller | The BIOS stack has | DMA initialization in |
| 05 | Initialization | been built Next. | progress or failure |
| | | disabling cache | |
| | | memory. | |
| | | | |
| | | | |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |

| 06 | Reserved | Uncompressing the POST code next. | Initialize system hardware |
|------|---|---|---|
| 07 | Verifies CMOS is Working Correctly, Detects Bad Battery | Next, initializing the CPU and the CPU data area | Disable shadow and execute code from the ROM. |
| 08 | Early chip set initialization | The CMOS checksum calculation is | Initialize chipset with initial POST values |
| | Memory presence test | | |
| | OEM chip set routines | | |
| | Clear low 64K memory | - | |
| | Test first 64K memory | | |
| 09 | Cyrix CPU initialization | | Set IN POST flag |
| | Cache initialization | | |
| 0A | Initialize first 120 interrupt vectors with SPURIOUS-INT-HDLR and initialize INT 00h-1Fh according to INT-TBL. | The CMOS checksum calculation is done. Initializing the CMOS status register for date and time next. | Initialize CPU registers |
| 0B | Test CMOS RAM Checksum, if Bad, or INS Key Pressed, Load Defaults | The CMOS status register is initialized. Next, performing any required initialization before the keyboard BAT command is issued | Enable CPU cache |
| 0C | Detect Type of Keyboard Controller and Set NUM_LOCK Status | The keyboard controller input buffer is free. Next, issuing the BAT command to the keyboard controller. | Initialize caches to initial POST values |
| 0D | Detect CPU Clock; Read CMOS location 14h to find out type of video in use. Detect and initialize video adapter. | | |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |

| 0E | Test Video Memory, write sign-on message to screen. | The keyboard controller BAT | Initialize I/O component |
|------|---|---------------------------------|--------------------------|
| | | command result has | |
| | Setup shadow RAM ?Enable | been verified. Next, | |
| | shadow according to setup. | performing any | |
| | | necessary initialization | |
| | | after the keyboard | |
| | | controller BAT | |
| | | command test | |
| 0F | Test DMA Cont. 0; BIOS | The initialization after | Initialize the local bus |
| | Checksum Test. | the keyboard controller | IDE |
| | Keyboard Detect and | BAT command test is | |
| | Initialization. | done. The keyboard | |
| | | command byte is | |
| | | written next. | |
| 10 | Test DMA Controller 1 | The keyboard | Initialize Power |
| | | controller command | Management |
| | | byte is written. Next, | |
| | | issuing the Pin 23 and | |
| | | 24 blocking and | |
| 11 | | unblocking command | T 1 1 1 1 |
| 11 | Test DMA Page Registers | Next, checking if | Load alternate registers |
| | | <end> or <ins> keys</ins></end> | with initial POST values |
| | | were pressed during | |
| | | power on. Initializing | |
| | | Luitialize CMOS DAM | |
| | | initialize CNIOS RAM | |
| | | In every Dool | |
| | | AMIDIOS POST | |
| | | AMIRCP or the End | |
| | | key was pressed | |
| 12 | Reserved | Next disabling DMA | Restore CPU control |
| 12 | Reserved | controllers 1 and 2 and | word during warm boot |
| | | interrupt controllers 1 | word during warm boot |
| | | and 2 | |
| 13 | Reserved | The video display has | Initialize PCI Bus |
| | | been disabled. Port B | Mastering devices |
| | | has been initialized. | 0 |
| | | Next, initializing the | |
| | | chipset | |
| | | · · | |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| 14 | Test 8254 Timer 0 Counter 2 | The 8254 timer test | Initialize keyboard |

| | | will begin next. | controller |
|------|-------------------------------------|-------------------------|---------------------------|
| 15 | Verify 8259 Channel 1 | | |
| | Interrupts by Turning Off and | | |
| | On the Interrupt Lines | | |
| 16 | Verify 8259 Channel 2 | | BIOS ROM checksum |
| | Interrupts by Turning Off and | | |
| | On the Interrupt Lines | | |
| 17 | Turn Off Interrupts Then Verify | | Initialize cache before |
| | No Interrupt Mask Register is | | memory Auto size |
| | On | | |
| 18 | Force an Interrupt and Verify the | | 8254 timer initialization |
| | Interrupt Occurred | | |
| 19 | Test Stuck NMI Bits; Verify | The 8254 timer test is | |
| | NMI Can Be Cleared | over. Starting the | |
| | | memory refresh test | |
| | | next | |
| 1A | Display CPU clock | The memory refresh | 8237 DMA controller |
| | | line is toggling. | initialization |
| | | Checking the 15 | |
| | | second on/off time next | |
| 1B | reserved | | |
| 1C | Reserved | | Reset Programmable |
| | | | Interrupt Controller |
| 1D | Reserved | | |
| 1E | Reserved | | |
| 1F | If EISA non-volatile memory | | |
| | checksum is good, execute EISA | | |
| | initialization. | | |
| | If not, execute ISA tests an clear. | | |
| | EISA mode flag. | | |
| | Test EISA configuration | | |
| | memory | | |
| | Integrity (checksum & | | |
| | communication interface). | | |
| 20 | Initialize Slot 0 (System Board) | | Test DRAM refresh |
| | | | |
| 01 | | | |
| 21 | Initialize Slot I | | |
| 22 | Initialize Slot 2 | | Test 87/2 Keyboard |
| | | | Controller |
| | | | |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| 23 | Initialize Slot 3 | Reading the 8042 input | |

| | | port and disabling the | |
|------|--------------------|--------------------------|-------------------------|
| | | MEGAKEY Green PC | |
| | | feature next. Making | |
| | | the BIOS code segment | |
| | | rewritable and | |
| | | performing any | |
| | | necessary | |
| | | configuration before | |
| | | initializing the | |
| | | interrupt vectors | |
| 24 | Initialize Slot 4 | The configuration | Set ES segment register |
| | | required before | to 4 GB |
| | | interrupt vector | |
| | | initialization has | |
| | | completed. Interrupt | |
| | | vector initialization is | |
| | | about to begin | |
| 25 | Initialize Slot 5 | Interrupt vector | |
| | | initialization is done. | |
| | | Clearing the password | |
| | | if the POST DIAG | |
| | | switch is on. | |
| 26 | Initialize Slot 6 | | |
| 27 | Initialize Slot 7 | Any initialization | |
| | | before setting video | |
| | | mode will be done next | |
| 28 | Initialize Slot 8 | Initialization before | Auto size DRAM |
| | | setting the video mode | |
| | | is complete. | |
| | | Configuring the | |
| | | monochrome mode and | |
| | | color mode settings | |
| | | next | |
| 29 | Initialize Slot 9 | | Initialize POST Memory |
| | | | Manager |
| 2A | Initialize Slot 10 | Initializing the | Clear 512 KB base RAM |
| | | different bus system, | |
| | | static, and output | |
| | | devices, if present | |
| | | | |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| 2B | Initialize Slot 11 | Passing control to the | |

| | | video ROM to perform | |
|------|-----------------------------|--------------------------|--------------------------|
| | | any required | |
| | | configuration before | |
| | | the video ROM test. | |
| 2C | Initialize Slot 12 | All necessary | RAM failure on address |
| | | processing before | line XXXX* |
| | | passing control to the | |
| | | video ROM is done. | |
| | | Looking for the video | |
| | | ROM next and passing | |
| | | control to it. | |
| 2D | Initialize Slot 13 | The video ROM has | |
| | | returned control to | |
| | | BIOS POST. | |
| | | Performing any | |
| | | required processing | |
| | | after the video ROM | |
| | | had control | |
| 2E | Initialize Slot 14 | Completed post-video | RAM failure on data bits |
| | | ROM test processing. | XXXX* of low byte of |
| | | If the EGA/VGA | memory bus |
| | | controller is not found, | |
| | | performing the display | |
| | | memory read/write test | |
| | | next | |
| 2F | Initialize Slot 15 | The EGA/VGA | Enable cache before |
| | | controller was not | system BIOS shadow |
| | | found. The display | |
| | | memory read/write test | |
| | | is about to begin | |
| 30 | Size Base Memory From 256K | The display memory | |
| | to 640K and Extended Memory | read/write test passed. | |
| | Above 1MB | Look for retrace | |
| | | checking next | |
| 31 | Test Base Memory From 256K | The display memory | |
| | to 640K and Extended Memory | read/write test or | |
| | Above 1MB | retrace checking failed. | |
| | | Performing the | |
| | | alternate display | |
| | | memory read/write test | |
| | | next | |
| | | | |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| 32 | If EISA Mode, Test EISA | The alternate display | Test CPU bus-clock |

| | Memory Found in Slots | memory read/write test | frequency |
|------|----------------------------------|--------------------------|--------------------------|
| | Initialization | passed. Looking for | |
| | | alternate display | |
| | | retrace checking next. | |
| 33 | Reserved | | Initialize Phoenix |
| | | | Dispatch manager |
| 34 | Reserved | Video display checking | |
| | | is over. Setting the | |
| | | display mode next. | |
| 35 | Reserved | | |
| 36 | Reserved | | Warm start and shut |
| | | | down |
| 37 | Reserved | The display mode is | |
| | | set. Displaying the | |
| | | power on message next | |
| 38 | Reserved | Initializing the bus | Shadow system BIOS |
| | | input, IPL, general | ROM |
| | | devices next, if present | |
| 39 | Reserved | Displaying bus | |
| | | initialization error | |
| | | messages. | |
| 3A | Reserved | The new cursor | Auto size cache |
| | | position has been read | |
| | | and saved. Displaying | |
| | | the Hit | |
| | | message next | |
| 3B | Reserved | The Hit | |
| | | message is displayed. | |
| | | The protected mode | |
| | | memory test is about to | |
| | | start. | |
| 3C | Setup Enabled | | Advanced configuration |
| | | | of chipset registers |
| 3D | Detect if Mouse is Present, | | Load alternate registers |
| | Initialize Mouse, Install | | with CMOS values |
| | Interrupt Vectors | | |
| 3E | Initialize Cache Controller | | |
| 3F | Reserved | | |
| 40 | Display Virus Protest Disable or | Preparing the | |
| | Enable | descriptor tables next | |
| 41 | Initialize Floppy Disk Drive | | Initialize extended |
| | Controller and Any Drives | | memory for Rom Pilot |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| 42 | Initialize Hard Drive Controller | The descriptor tables | Initialize interrupt |

| - | | | |
|------|--------------------------------|--------------------------|------------------------|
| | and Any Drives | are prepared. Entering | vectors |
| | | protected mode for the | |
| | | memory test next | |
| 43 | Detect and Initialize Serial & | Entered protected | |
| | Parallel Ports and Game Port | mode. Enabling | |
| | | interrupts for | |
| | | diagnostics mode next. | |
| 44 | Reserved | Interrupts enabled if | |
| | | the diagnostics switch | |
| | | is on. Initializing data | |
| | | to check memory | |
| | | wraparound at 0:0 | |
| | | next. | |
| 45 | Detect and Initialize Math | Data initialized. | POST device |
| | Coprocessor | Checking for memory | initialization |
| | - | wraparound at 0:0 and | |
| | | finding the total system | |
| | | memory size next | |
| 46 | Reserved | The memory | Check ROM copyright |
| | | wraparound test is | notice |
| | | done. Memory size | |
| | | calculation has been | |
| | | done. Writing patterns | |
| | | to test memory next | |
| 47 | Reserved | The memory pattern | Initialize I20 support |
| | | has been written to | |
| | | extended memory. | |
| | | Writing patterns to the | |
| | | base 640 KB memory | |
| | | next. | |
| 48 | Reserved | Patterns written in base | Check video |
| | | memory. Determining | configuration against |
| | | the amount of memory | CMOS |
| | | below 1 MB next. | |
| 49 | Reserved | The amount of memory | Initialize PCI bus and |
| | | below 1 MB has been | devices |
| | | found and verified. | |
| | | Determining the | |
| | | amount of memory | |
| | | above 1 MB memory | |
| | | next. | |
| | | | |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| 4A | Reserved | | Initialize all video |

| | | | adapters in system |
|------|-------------------------------|--------------------------|------------------------|
| 4B | Reserved | The amount of memory | Quiet Boot start |
| | | above 1 MB has been | (optional) |
| | | found and verified. | |
| | | Checking for a soft | |
| | | reset and clearing the | |
| | | memory below 1 MB | |
| | | for the soft reset next. | |
| | | If this is a power on | |
| | | situation, going to | |
| | | checkpoint 4Eh next. | |
| 4C | Reserved | The memory below 1 | Shadow video BIOS |
| | | MB has been cleared | ROM |
| | | via a soft reset. | |
| | | Clearing the memory | |
| | | above 1 MB next. | |
| 4D | Reserved | The memory above 1 | |
| | | MB has been cleared | |
| | | via a soft reset. Saving | |
| | | the memory size next. | |
| | | Going to checkpoint | |
| | | 52h next | |
| 4E | Reboot if Manufacturing Mode; | The memory test | Display BIOS copyright |
| | If not, Display Messages and | started, but not as the | notice |
| | Enter Setup | result of a soft reset. | |
| | | Displaying the first 64 | |
| | | KB memory size next. | |
| 4F | Ask Password Security | The memory size | Initialize Multi Boot |
| | (Optional) | display has started. The | |
| | | display is updated | |
| | | during the memory | |
| | | test. Performing the | |
| | | sequential and random | |
| | | memory test next | |
| 50 | Write All CMOS Values Back to | The memory below 1 | Display CPU type and |
| | RAM and Clear | MB has been tested | speed |
| | | and initialized. | |
| | | Adjusting the | |
| | | displayed memory size | |
| | | for relocation and | |
| | | shadowing next. | |
| CODE | Award | AMI | Phoenix4.0/Tandv3000 |
| 51 | Enable Parity Checker. Enable | The memory size | Initialize EISA board |

| NMI, Enable Cache Before Boot display was adjusted | |
|---|---------|
| for relocation and | |
| shadowing. Testing the | |
| memory above 1 MB | |
| next | |
| 52 Initialize Option ROMs from The memory above 1 Test keyboard | |
| C8000h to EEEEEh or if ESCAN MB has been tested | |
| Enabled to E7EEEb | |
| the memory size | |
| information payt | |
| 52 Initializa Tima Valua in 40h; The memory cize | |
| DIOS Area | |
| BIOS Area information and the | |
| CPU registers are | |
| saved. Entering real | |
| mode next. | |
| 54 Shutdown was Set key click if ena | bled |
| successful. The CPU is | |
| in real mode. Disabling | |
| the Gate A20 line, | |
| parity, and the NMI | |
| next | |
| 55 Enable USB device | es |
| 57 The A20 address line, | |
| parity, and the NMI are | |
| disabled. Adjusting the | |
| memory size | |
| depending on | |
| relocation and | |
| shadowing next. | |
| 58 The memory size was Test for unex | pected |
| adjusted for relocation interrupts | |
| and shadowing. | |
| Clearing the Hit | |
| message next | |
| 59 The Hit Initialize POST of | lisplay |
| message is cleared. The service | 1 2 |
| <wait> message is</wait> | |
| displayed. Starting the | |
| DMA and interrupt | |
| controller test next. | |
| 5A Display prompt 'Pr | ess F2 |
| to enter SETUP' | |
| CODE Award AMI Phoenix4 0/Tandy3 | 000 |
| 5B Disable CPU cache | |

| 5C | | | Test RAM between 512 and 640 KB |
|------------|--|---|--|
| 60 | Setup virus protection (boot sector protection) functionality according to setup setting. | The DMA page register test passed. Performing the DMA Controller 1 base register test next. | Test extended memory |
| 61 | Try to turn on level 2 cache (if L2 cache already turned on in post 3D, this part will be skipped) Set the boot up speed according to setup setting Last chance for chipset initialization Last chance for power management initialization (Green BIOS only) Show the system configuration table | | |
| 62 | SetupNUMLockStatusAccording to Setup valuesProgramtheNUMlock,typematic rate & typematic speedaccording to setup setting | The DMA controller 1 base register test passed. Performing the DMA controller 2 base register test next | Test extended memory address lines |
| 63 | If there is any changes in the hardware configuration, update the ESCD information (PnP BIOS only) Clear memory that have been used Boot system via INT 19h | | |
| 64 | | | Jump to UserPatch1 |
| 65 | | The DMA controller 2 base register test passed. Programming DMA controllers 1 and 2 next | |
| CODE 66 | Award | AMI Completed | Phoenix4.0/Tandy3000 Configure advanced |

| | | programming DMA | cache registers |
|------|-------|--------------------------|----------------------------|
| | | controllers 1 and 2. | |
| | | Initializing the 8259 | |
| | | interrupt controller | |
| | | next. | |
| 67 | | Completed 8259 | Initialize Multi Processor |
| | | interrupt controller | APIC |
| | | initialization | |
| 68 | | | Enable external and CPU |
| | | | caches |
| 69 | | | Setup System |
| | | | Management Mode |
| | | | (SMM) area |
| 6A | | | Display external L2 |
| | | | cache size |
| 6B | | | Load custom defaults |
| | | | (optional) |
| 6C | | | Display shadow-area |
| | | | message |
| 6E | | | Display possible high |
| | | | address for UMB |
| | | | recovery |
| 6F | | | |
| 70 | | | Display error message |
| 70 | | | Display error message |
| 72 | | | Check for configuration |
| 12 | | | errors |
| 76 | | | Check for keyboard |
| 10 | | | errors |
| 70 | | | Set up hardware interrupt |
| 10 | | | vectors |
| | | | |
| 7D | | | Initialize Intelligent |
| | | | System Monitoring |
| | | | System Wontoring |
| 7E | | | Initialize coprocessor if |
| / | | | present |
| | | | r |
| 7F | | Extended NMI source | |
| | | enabling is in progress. | |
| | | | |
| CODE | | | |
| CODE | Award | AMI | Phoen1x4.0/Tandy3000 |
| 80 | | The keyboard test has | Disable onboard Super |

| | | started. Clearing the | I/O ports and IRQs |
|------|-------|---------------------------|---------------------------|
| | | output buffer and | |
| | | checking for stuck | |
| | | keys. Issuing the | |
| | | keyboard reset | |
| | | command next | |
| 81 | | A keyboard reset error | Late POST device |
| | | or stuck key was | initialization |
| | | found. Issuing the | |
| | | keyboard controller | |
| | | interface test command | |
| | | next | |
| 82 | | The keyboard | Detect and install |
| | | controller interface test | external RS232 ports |
| | | completed. Writing the | |
| | | command byte and | |
| | | initializing the circular | |
| | | buffer next. | |
| 83 | | The command byte | Configure non-MCD |
| | | was written and global | IDE controllers |
| | | data initialization has | |
| | | completed. Checking | |
| | | for a locked key next | |
| 84 | | Locked key checking is | Detect and install |
| | | over. Checking for a | external parallel ports |
| | | memory size mismatch | |
| | | with CMOS RAM data | |
| | | next | |
| 85 | | The memory size | Initialize PC-compatible |
| | | check is done. | PnP ISA devices |
| | | Displaying a soft error | |
| | | and checking for a | |
| | | password or bypassing | |
| | | WINBIOS Setup next. | |
| | | | |
| 86 | | The password was | Re-initialize onboard I/O |
| 00 | | checked. Performing | ports. |
| | | any required | Portor |
| | | programming before | |
| | | WINBIOS Setup next | |
| | | | |
| | | | |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| 87 | | The programming | Configure Motherboard |

| | | before WINBIOS | Configurable Devices |
|------|-------|--------------------------|--------------------------|
| | | Setup has completed. | (optional) |
| | | Uncompressing the | |
| | | WINBIOS Setup code | |
| | | and executing the | |
| | | AMIBIOS Setup or | |
| | | WINBIOS Setup utility | |
| | | next | |
| 88 | | Returned from | Initialize BIOS Data |
| | | WINBIOS Setup and | Area |
| | | cleared the screen. | |
| | | Performing any | |
| | | necessary | |
| | | programming after | |
| | | WINBIOS Setup next | |
| 89 | | The programming after | Enable Non-Maskable |
| | | WINBIOS Setup has | Interrupts (NMIs) |
| | | completed. Displaying | |
| | | the power on screen | |
| | | message next | |
| 8A | | | Initialize Extended BIOS |
| | | | Data Area |
| 8B | | The first screen | Test and initialize PS/2 |
| | | message has been | mouse |
| | | displayed. The | |
| | | <wait> message is</wait> | |
| | | displayed. Performing | |
| | | the PS/2 mouse check | |
| | | and extended BIOS | |
| | | data area allocation | |
| | | check next | |
| 0.0 | | | T 1 1 1 1 |
| 8C | | Programming the | Initialize floppy |
| | | WINBIOS Setup | controller |
| | | options next | |
| | | | |
| 8D | | The WINBIOS Setup | |
| | | options are | |
| | | programmed. Resetting | |
| | | the hard disk controller | |
| | | next | |
| | | | |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| 8E | | The hard disk | |

| | | controller has been reset. Configuring the floppy drive controller | |
|------|-------|--|--|
| 8F | | next | Determine number of |
| 90 | | | Initialize hard-disk controllers |
| 91 | | The floppy drive controller has been configured. Configuring the hard disk drive controller next. | Initialize local-bus hard-disk controllers |
| 92 | | | Jump to UserPatch2 |
| 93 | | | Build MPTABLE for multi-processor boards |
| 95 | | Initializing bus adaptor ROMs from C8000h through D8000h | Install CD ROM for boot |
| 96 | | Initializing before passing control to the adaptor ROM at C800 | Clear huge ES segment register |
| 97 | | Initialization before the C800 adaptor ROM gains control has completed. The adaptor ROM check is next. | Fix up Multi Processor table |
| 98 | | The adaptor ROM had control and has now returned control to BIOS POST. Performing any required processing after the option ROM returned control A | Search for option ROMs. One long, two short beeps on checksum failure |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |

| 99 | | Any initialization | Check for SMART Drive |
|------|-------|----------------------------|----------------------------|
| | | required after the | (optional) |
| | | option ROM test has | |
| | | completed. | |
| | | Configuring the timer | |
| | | data area and printer | |
| | | base address next. | |
| 9A | | Set the timer and | Shadow option ROMs |
| | | printer base addresses. | |
| | | Setting the RS-232 | |
| | | base address next. | |
| 9B | | Returned after setting | |
| | | the RS-232 base | |
| | | address. Performing | |
| | | any required | |
| | | initialization before the | |
| | | Coprocessor test next. | |
| 9C | | Required initialization | Set up Power |
| | | before the Coprocessor | Management |
| | | test is over. Initializing | |
| | | the Coprocessor next | |
| 9D | | Coprocessor | Initialize security engine |
| | | initialized. Performing | (optional) |
| | | any required | |
| | | initialization after the | |
| | | Coprocessor test next. | |
| 9E | | Initialization after the | Enable hardware |
| | | Coprocessor test is | interrupts |
| | | complete. Checking the | |
| | | extended keyboard, | |
| | | keyboard ID, and Num | |
| | | Lock key next. Issuing | |
| | | the keyboard ID | |
| | | command next | |
| 9F | | | Determine number of |
| | | | ATA and SCSI drives |
| AO | | | Set time of day |
| Al | | | Check key lock |
| A2 | | Displaying any soft | |
| CODE | | error next | |
| CODE | Award | AMI | Phoen1x4.0/Tandy3000 |
| A3 | | The soft error display | |

| | | has completed. Setting | |
|------|-----------------------------------|-------------------------|---------------------------|
| | | the keyboard typematic | |
| | | rate next. | |
| A4 | | The keyboard | Initialize typematic rate |
| | | typematic rate is set. | |
| | | Programming the | |
| | | memory wait states | |
| | | next | |
| A5 | | Memory wait state | |
| | | programming is over. | |
| | | Clearing the screen and | |
| | | enabling parity and the | |
| | | NMI next | |
| A7 | | NMI and parity | |
| | | enabled. Performing | |
| | | any initialization | |
| | | required before passing | |
| | | control to the adaptor | |
| | | ROM at E000 next. | |
| A8 | | Initialization before | Erase F2 prompt |
| | | passing control to the | |
| | | adaptor ROM at E000h | |
| | | completed. Passing | |
| | | control to the adaptor | |
| | | ROM at E000h next | |
| A9 | | Returned from adaptor | |
| | | ROM at E000h control. | |
| | | Performing any | |
| | | initialization required | |
| | | after the E000 option | |
| | | ROM had control next | |
| AA | | Initialization after | Scan for F2 key stroke |
| | | E000 option ROM | |
| | | control has completed. | |
| | | Displaying the system | |
| | | configuration next | |
| AB | | Uncompressing the | |
| | | DMI data and | |
| | | executing DMI POST | |
| | | initialization next | |
| AC | | | Enter SETUP |
| AE | | | Clear boot flag |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| B0 | If Interrupts Occurs in Protected | The system | Check for errors |

| | Mode | configuration is | |
|------|---|-------------------------------------|--|
| B1 | If Unmasked NMI Occurs, Display Press F1 to Disable | Copying any code to specific areas. | Inform RomPilot about the end of POST. |
| B2 | | | POST done - prepare to boot operating system |
| B3 | | | |
| B4 | | | 1 One short beep before boot |
| B5 | | | Terminate QuietBoot (optional |
| B6 | | | Check password (optional) |
| B7 | | | Initialize ACPI BIOS |
| B8 | | | |
| B9 | | | Prepare Boot |
| BA | | | Initialize SMBIOS |
| BB | | | Initialize PnP Option ROMs |
| BC | | | Clear parity checkers |
| BD | | | Display MultiBoot menu |
| BE | Program chipset registers with power on BIOS defaults | | Clear screen (optional) |
| BF | Program the rest of the chipset's value according to setup (later setup value program) If auto configuration is enabled, programmed the chipset with predefined values in the MODBINable Auto Table | | Check virus and backup reminders |
| C0 | Turn off OEM specific cache, shadow Initialize standard devices with default values: DMA controller (8237); Programmable Interrupt Controller (8259); Programmable Interval Timer (8254); RTC chip. | | Try to boot with INT 19 |
| C1 | OEM Specific-Test to Size On-Board Memory | | Initialize POST Error Manager (PEM) |
| C2 | | | Initialize error logging |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| C3 | Test the first 256K DRAM | | Initialize error display |

| | Expand the compressed codes | | function |
|------|---------------------------------|-------------------------|------------------------------------|
| | into temporary DRAM area | | |
| | including the compressed system | | |
| | BIOS & Option ROMs. | | |
| C4 | | | Initialize system error handler |
| C5 | OEM Specific-Early Shadow | | PnPnd dual CMOS |
| | Enable for Fast Boot | | (optional) |
| C6 | External Cache Size Detection | | Initialize note dock |
| | | | (optional) |
| C7 | | | Initialize note dock late |
| C8 | | | Force check (optional) |
| C9 | | | Extended checksum |
| | | | (optional) |
| CA | | | Redirect Int 15h to |
| | | | enable remote keyboard |
| СВ | | | Redirect Int 13h to |
| | | | Memory Technologies |
| | | | Devices such as ROM, |
| | | | RAM, PCMCIA, and |
| | | | serial disk |
| CC | | | Redirect Int 10h to |
| | | | enable remote serial |
| | | | video |
| CD | | | Re-map I/O and memory |
| | | | for PCMCIA |
| CE | | | Initialize digitizer and |
| | | | display message |
| D0 | | The NMI is disabled. | |
| | | Power on delay is | |
| | | starting. Next, the | |
| | | initialization code | |
| | | checksum will be | |
| | | verified. | |
| D1 | | Initializing the DMA | |
| | | controller, performing | |
| | | the keyboard controller | |
| | | BAT test, starting | |
| | | memory refresh, and | |
| | | entering 4 GB flat | |
| | | mode next. | |
| D2 | | | Unknown interrupt |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| D3 | | Starting memory sizing | |

| | | next | |
|------|--------------------|---------------------------------|-------------------------|
| D4 | | Returning to real | |
| | | mode. Executing any | |
| | | OEM patches and | |
| | | setting the stack next. | |
| D5 | | Passing control to the | |
| | | uncompressed code in | |
| | | shadow RAM at | |
| | | E000:0000h. The | |
| | | initialization code is | |
| | | copied to segment 0 | |
| | | and control will be | |
| | | transferred to segment | |
| | | 0 | |
| D6 | | Control is in segment | |
| | | 0. Next, checking if | |
| | | <ctrl> <home> was</home></ctrl> | |
| | | pressed and verifying | |
| | | the system BIOS | |
| | | checksum. If either | |
| | | <ctrl> <home> was</home></ctrl> | |
| | | pressed or the system | |
| | | BIOS checksum is bad, | |
| | | next will go to | |
| | | checkpoint code E0h. | |
| | | Otherwise, going to | |
| | | checkpoint code D7h. | |
| E0 | | The onboard floppy | Initialize the chipset |
| | | controller if available | |
| | | is initialized. Next, | |
| | | beginning the base 512 | |
| | | KB memory test | |
| E1 | E1 Setup - Page E1 | Initializing the | Initialize the bridge |
| | | interrupt vector table | |
| | | next | |
| E2 | E2 Setup - Page E2 | Initializing the DMA | Initialize the CPU |
| | | and Interrupt | |
| | | controllers next. | |
| E3 | E3 Setup - Page E3 | | Initialize system timer |
| E4 | E4 Setup - Page E4 | | Initialize system I/O |
| E5 | E5 Setup - Page E5 | | Check force recovery |
| | - | | boot |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| E6 | E6 Setup - Page E6 | Enabling the floppy | Checksum BIOS ROM |

| | | drive controller and | |
|------|--------------------|--------------------------|----------------------------|
| | | Timer IROs. Enabling | |
| | | internal cache memory. | |
| E7 | E7 Setup - Page E7 | | Go to BIOS |
| E8 | E8 Setup - Page E8 | | Set Huge Segment |
| E9 | E9 Setup - Page E9 | | Initialize Multi Processor |
| EA | EA Setup - Page EA | | Initialize OEM special |
| | | | code |
| EB | EB Setup - Page EB | | Initialize PIC and DMA |
| EC | EC Setup - Page EC | | Initialize Memory type |
| ED | ED Setup - Page ED | Initializing the floppy | Initialize Memory size |
| | | drive. | |
| EE | EE Setup - Page EE | Looking for a floppy | Shadow Boot Block |
| | | diskette in drive A:. | |
| | | Reading the first sector | |
| | | of the diskette | |
| EF | EF Setup - Page EF | A read error occurred | System memory test |
| | | while reading the | |
| | | floppy drive in drive | |
| | | A:. | |
| F0 | | Next, searching for the | Initialize interrupt |
| | | AMIBOOT.ROM file | vectors |
| | | in the root directory. | |
| F1 | | The AMIBOOT.ROM | Initialize Run Time |
| | | file is not in the root | Clock |
| | | directory | |
| F2 | | Next, reading and | Initialize video |
| | | analyzing the floppy | |
| | | diskette FAT to find the | |
| | | clusters occupied by | |
| | | the AMIBOOT.ROM | |
| | | file | |
| F3 | | Next, reading the | Initialize System |
| | | AMIBOOT.ROM file, | Management Manager |
| | | cluster by cluster. | |
| F4 | | The AMIBOOT.ROM | Output one beep |
| | | file is not the correct | |
| | | size | |
| F5 | | Next, disabling internal | Clear Huge Segment |
| | | cache memory. | |
| F6 | | | Boot to Mini DOS |
| F7 | | | Boot to Full DOS |
| CODE | Award | AMI | Phoenix4.0/Tandy3000 |
| FB | | Next, detecting the | |

| | | type of flash ROM. | |
|----|---------------------|-------------------------|--|
| FC | | Next, erasing the flash | |
| | | ROM. | |
| FD | | Next, programming the | |
| | | flash ROM | |
| FF | Int 19 Boot Attempt | Flash ROM | |
| | | programming was | |
| | | successful. Next, | |
| | | restarting the system | |
| | ★ | BIOS. | |

\mathbb{VI} Description of beep code

| 1 beep | DRAM Refresh Failure. Try reseating the memory first. If the error |
|----------|---|
| | still occurs, replace the memory with known good chips. |
| 2 beeps | Parity Error in First 64K RAM. Try reseating the memory first. If the |
| | error still occurs, replace the memory with known good chips. |
| 3 beeps | Base 64K RAM Failure. Try reseating the memory first. If the error |
| | still occurs, replace the memory with known good chips. |
| 4 beeps | System timer failure |
| 5 beeps | Process failure |
| 6 beeps | Keyboard Controller 8042 - Gate A20 Error. try reseating the keyboard |
| | controller chip. If the error still occurs, replace the keyboard chip. If |
| | the error persists, check parts of the system relating to the keyboard, |
| | e.g. try another keyboard, check to see if the system has a keyboard |
| | fuse |
| 7 beeps | Processor Virtual Mode Exception Interrupt Error |
| 8 beeps | Display Memory Read/Write Test Failure (Non-fatal). Replace the |
| | video card or the memory on the video card. |
| 9 beeps | ROM BIOS Checksum (32KB at F800:0) Failed. It is not likely that |
| | this error can be corrected by reseating the chips. Consult the |
| | motherboard supplier or an AMI product distributor for replacement |
| | part(s). |
| 10 beeps | CMOS Shutdown Register Read/Write Error |
| 11 beeps | Cache memory error |

(1)AMI BIOS beep codes (fatal error)

| (2). AMI BIOS | beep | codes | (Non-fatal | error) |
|---------------|------|-------|------------|--------|
| | | | | |

| 2 short | | | POST Failure - One or more of the hardware tests has failed |
|---------|------|---|---|
| 1 | long | 2 | An error was encountered in the video BIOS ROM, or a horizontal |
| short | | | retrace failure has been encountered |

| 1 | long | 3 | Conventional/Extended memory failure |
|-----|------|---|--------------------------------------|
| she | ort | | |
| 1 | long | 8 | Display/Retrace test failed |
| she | ort | | |

| (3). Award BIOS | beep | codes |
|-----------------|------|-------|
|-----------------|------|-------|

| 1 s | hort | | No error during POST |
|-----|--------|----|--|
| 2 s | hort | | Any Non-fatal error, enter CMOS SETUP to reset |
| 1 | long | 1 | RAM or motherboard error |
| she | ort | | |
| 1 | long | 2 | Video Error, Cannot Initialize Screen to Display Any Information |
| she | ort | | |
| 1 | long | 3 | Keyboard Controller error |
| she | ort | | |
| 1 | long | 9 | Flash RAM/EPROM (which on the motherboard) error. (BIOS error) |
| she | ort | | |
| L | ong be | ep | Memory bank is not plugged well, or broken. |

(4).Phoenix BIOS beep codes

| Beep Code | Description / What to Check |
|-----------|--|
| 1-1-1-3 | Verify Real Mode. |
| 1-1-2-1 | Get CPU type. |
| 1-1-2-3 | Initialize system hardware. |
| 1-1-3-1 | Initialize chipset registers with initial POST values. |
| 1-1-3-2 | Set in POST flag. |
| 1-1-3-3 | Initialize CPU registers. |
| 1-1-4-1 | Initialize cache to initial POST values. |
| 1-1-4-3 | Initialize I/O. |
| 1-2-1-1 | Initialize Power Management. |
| 1-2-1-2 | Load alternate registers with initial POST values. |
| 1-2-1-3 | Jump to UserPatch0. |
| 1-2-2-1 | Initialize keyboard controller. |
| 1-2-2-3 | BIOS ROM checksum. |
| 1-2-3-1 | 8254 timer initialization. |
| 1-2-3-3 | 8237 DMA controller initialization. |
| 1-2-4-1 | Reset Programmable Interrupt Controller. |
| 1-3-1-1 | Test DRAM refresh. |
| 1-3-1-3 | Test 8742 Keyboard Controller. |
| 1-3-2-1 | Set ES segment to register to 4 GB. |
| 1-3-3-1 | 28 Autosize DRAM. |
| 1-3-3-3 | Clear 512K base RAM. |
| 1-3-4-1 | Test 512K base address lines. |

| 1-3-4-3 | Test 512K base memory. |
|---------|--|
| 1-4-1-3 | Test CPU bus-clock frequency. |
| 1-4-2-4 | Reinitialize the chipset. |
| 1-4-3-1 | Shadow system BIOS ROM. |
| 1-4-3-2 | Reinitialize the cache. |
| 1-4-3-3 | Auto size cache. |
| 1-4-4-1 | Configure advanced chipset registers. |
| 1-4-4-2 | Load alternate registers with CMOS values. |
| 2-1-1-1 | Set Initial CPU speed. |
| 2-1-1-3 | Initialize interrupt vectors. |
| 2-1-2-1 | Initialize BIOS interrupts. |
| 2-1-2-3 | Check ROM copyright notice. |
| 2-1-2-4 | Initialize manager for PCI Options ROMs. |
| 2-1-3-1 | Check video configuration against CMOS. |
| 2-1-3-2 | Initialize PCI bus and devices. |
| 2-1-3-3 | Initialize all video adapters in system. |
| 2-1-4-1 | Shadow video BIOS ROM. |
| 2-1-4-3 | Display copyright notice. |
| 2-2-1-1 | Display CPU type and speed. |
| 2-2-1-3 | Test keyboard. |
| 2-2-2-1 | Set key click if enabled. |
| 2-2-2-3 | 56 Enable keyboard. |
| 2-2-3-1 | Test for unexpected interrupts. |
| 2-2-3-3 | Display prompt "Press F2 to enter SETUP". |
| 2-2-4-1 | Test RAM between 512 and 640k. |
| 2-3-1-1 | Test expanded memory. |
| 2-3-1-3 | Test extended memory address lines. |
| 2-3-2-1 | Jump to UserPatch1. |
| 2-3-2-3 | Configure advanced cache registers. |
| 2-3-3-1 | Enable external and CPU caches. |
| 2-3-3-3 | Display external cache size. |
| 2-3-4-1 | Display shadow message. |
| 2-3-4-3 | Display non-disposable segments. |
| 2-4-1-1 | Display error messages. |
| 2-4-1-3 | Check for configuration errors. |
| 2-4-2-1 | Test real-time clock. |
| 2-4-2-3 | Check for keyboard errors |
| 2-4-4-1 | Set up hardware interrupts vectors. |
| 2-4-4-3 | Test coprocessor if present. |
| 3-1-1-1 | Disable onboard I/O ports. |

| 3-1-1-3 | Detect and install external RS232 ports. |
|---------|---|
| 3-1-2-1 | Detect and install external parallel ports. |
| 3-1-2-3 | Re-initialize onboard I/O ports. |
| 3-1-3-1 | Initialize BIOS Data Area. |
| 3-1-3-3 | Initialize Extended BIOS Data Area. |
| 3-1-4-1 | Initialize floppy controller. |
| 3-2-1-1 | Initialize hard-disk controller. |
| 3-2-1-2 | Initialize local-bus hard-disk controller. |
| 3-2-1-3 | Jump to UserPatch2. |
| 3-2-2-1 | Disable A20 address line. |
| 3-2-2-3 | Clear huge ES segment register. |
| 3-2-3-1 | Search for option ROMs. |
| 3-2-3-3 | Shadow option ROMs. |
| 3-2-4-1 | Set up Power Management. |
| 3-2-4-3 | Enable hardware interrupts. |
| 3-3-1-1 | Set time of day. |
| 3-3-1-3 | Check key lock. |
| 3-3-3-1 | Erase F2 prompt. |
| 3-3-3-3 | Scan for F2 key stroke. |
| 3-3-4-1 | Enter SETUP. |
| 3-3-4-3 | Clear in-POST flag. |
| 3-4-1-1 | Check for errors |
| 3-4-1-3 | POST doneprepare to boot operating system. |
| 3-4-2-1 | One beep. |
| 3-4-2-3 | Check password (optional). |
| 3-4-3-1 | Clear global descriptor table. |
| 3-4-4-1 | Clear parity checkers. |
| 3-4-4-3 | Clear screen (optional). |
| 3-4-4-4 | Check virus and backup reminders. |
| 4-1-1-1 | Try to boot with INT 19. |
| 4-2-1-1 | Interrupt handler error. |
| 4-2-1-3 | Unknown interrupt error. |
| 4-2-2-1 | Pending interrupt error. |
| 4-2-2-3 | Initialize option ROM error. |
| 4-2-3-1 | Shutdown error. |
| 4-2-3-3 | Extended Block Move. |
| 4-2-4-1 | Shutdown 10 error. |
| 4-3-1-3 | Initialize the chipset. |
| 4-3-1-4 | Initialize refresh counter. |
| 4-3-2-1 | Check for Forced Flash. |

| 4-3-2-2 | Check HW status of ROM. |
|---------|----------------------------------|
| 4-3-2-3 | BIOS ROM is OK. |
| 4-3-2-4 | Do a complete RAM test. |
| 4-3-3-1 | Do OEM initialization. |
| 4-3-3-2 | Initialize interrupt controller. |
| 4-3-3-3 | Read in bootstrap code. |
| 4-3-3-4 | Initialize all vectors. |
| 4-3-4-1 | Boot the Flash program. |
| 4-3-4-2 | Initialize the boot device. |
| 4-3-4-3 | Boot code was read OK. |

(5). IBM BIOS beep codes

| Beep Code | Description |
|--------------------------------------|---|
| No Beeps | No Power, Loose Card, or Short. |
| 1 Short Beep | Normal POST, computer is ok. |
| 2 Short Beep | POST error, review screen for error code. |
| Continuous Beep | No Power, Loose Card, or Short. |
| Repeating Short Beep | No Power, Loose Card, or Short. |
| One Long and one Short Beep | Motherboard issue. |
| One Long and Two short Beeps | Video (Mono/CGA Display Circuitry) issue. |
| One Long and Three Short Beeps. | Video (EGA) Display Circuitry. |
| Three Long Beeps | Keyboard / Keyboard card error. |
| One Beep, Blank or Incorrect Display | Video Display Circuitry. |

IX , Frequently-asked questions

/

| situations | causes | solutions |
|------------------|--------------------------------|---|
| The indicator | The card may be loose | Power off, remove the card and clean |
| lights, but the | | the pin with eraser and try again. |
| number LED is | The ISA slot may be dirty | Clean the dirt in the slot, try to insert |
| not lit; Number | | and remove the card frequently, so as |
| LED lights 1 | | to wipe out the dirt in the slot. |
| bit, 2 bits or 3 | the interval of restart is too | Restart the computer only 8 second |
| bits | short | after you power off it. |
| The function | Your hands may touch the | Stick a insulating tape to the switch |
| switch doesn't | pins of function switch and | pin. |
| work | result in faradism that | |
| | make the keyboard doesn't | |
| | work. | |
| | While you press the switch | Hold the switch for proper time: press |
| | the card may be loose | and hold the switch for proper time |
| | | and then leave go of as soon as the |
| | | POST card respond. |

| The function | The time you hold the | Press the switch as gently as you can |
|----------------|---------------------------|---------------------------------------|
| switch works, | switch is incorrect (0.8 | to make sure he card inserted well in |
| but it doesn't | second is the longer one, | the slot. |
| operate well | 0.4 second is the shorter | |
| | one.) | |
| | The switch is bad | contact your dealer to change the |
| | | switch |